Filter your results
- 2
- 2
- 2
- 2
- 2
- 1
- 2
- 1
- 1
|
|
|
sorted by
|
|
|
Techniques for Architecture Design for Binary Arithmetic Decoder Engines Based on Bitstream Flow Analysis17th International Conference on Very Large Scale Integration (VLSISOC), Oct 2009, Florianópolis, Brazil. pp.181-197, ⟨10.1007/978-3-642-23120-9_10⟩
Conference papers
hal-01569361v1
|
||
|
|
Challenges and Emerging Technologies for System Integration beyond the End of the Roadmap of Nano-CMOS17th International Conference on Very Large Scale Integration (VLSISOC), Oct 2009, Florianópolis, Brazil. pp.21-33, ⟨10.1007/978-3-642-23120-9_2⟩
Conference papers
hal-01569363v1
|