Automatic Flat-Level Circuit Generation with Genetic Algorithms - IFIP Open Digital Library Access content directly
Conference Papers Year : 2020

Automatic Flat-Level Circuit Generation with Genetic Algorithms

Abstract

This paper describes a novel methodology to generate analog and digital circuits, autonomously, using the transistor (or other elementary device, e.g. resistor) as the basic elementary block – flat-level. A genetic algorithm is employed as the generation engine and variable length chromosomes are used to describe the circuit topology that evolves during the search. The circuit devices type and sizing are described by each gene of genetic algorithm. The automatic process starts with the circuit input and output specifications, and proceeds with the circuit topology and sizing evolution to meet those specifications, eventually, ending up with a novel topology. During the evolution, each generated circuit is electrically evaluated by a spice-like circuit simulator, i.e. Ngspice, using full model specifications - like BSIM3 for transistors - in a highly parallelized architecture built over a multi-thread model.
Fichier principal
Vignette du fichier
496588_1_En_9_Chapter.pdf (492.64 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03741565 , version 1 (01-08-2022)

Licence

Attribution

Identifiers

Cite

Miguel Campilho-Gomes, Rui Tavares, João Goes. Automatic Flat-Level Circuit Generation with Genetic Algorithms. 11th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Jul 2020, Costa de Caparica, Portugal. pp.101-108, ⟨10.1007/978-3-030-45124-0_9⟩. ⟨hal-03741565⟩
49 View
19 Download

Altmetric

Share

Gmail Facebook X LinkedIn More