

VLSI-SoC: Technology Advancement on SoC Design

Victor Grimblatt, Chip Hong Chang, Ricardo Reis, Anupam Chattopadhyay, Andrea Calimera

▶ To cite this version:

Victor Grimblatt, Chip Hong Chang, Ricardo Reis, Anupam Chattopadhyay, Andrea Calimera. VLSI-SoC: Technology Advancement on SoC Design: 29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021, Singapore, October 4–8, 2021, Revised and Extended Selected Papers. Springer Nature Switzerland, AICT-661, 2022, IFIP Advances in Information and Communication Technology, 978-3-031-16817-8. 10.1007/978-3-031-16818-5. hal-04419569

HAL Id: hal-04419569 https://inria.hal.science/hal-04419569

Submitted on 26 Jan 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



IFIP Advances in Information and Communication Technology

661

Editor-in-Chief

Kai Rannenberg, Goethe University Frankfurt, Germany

Editorial Board Members

TC 1 - Foundations of Computer Science

Luís Soares Barbosa, University of Minho, Braga, Portugal

TC 2 - Software: Theory and Practice

Michael Goedicke, University of Duisburg-Essen, Germany

TC 3 - Education

Arthur Tatnallo, Victoria University, Melbourne, Australia

TC 5 - Information Technology Applications

Erich J. Neuhold, University of Vienna, Austria

TC 6 - Communication Systems

Burkhard Stiller, University of Zurich, Zürich, Switzerland

TC 7 – System Modeling and Optimization

Fredi Tröltzsch, TU Berlin, Germany

TC 8 - Information Systems

Jan Pries-Heje, Roskilde University, Denmark

TC 9 - ICT and Society

David Kreps, National University of Ireland, Galway, Ireland

TC 10 - Computer Systems Technology

Ricardo Reiso, Federal University of Rio Grande do Sul, Porto Alegre, Brazil

TC 11 - Security and Privacy Protection in Information Processing Systems

Steven Furnell, Plymouth University, UK

TC 12 - Artificial Intelligence

Eunika Mercier-Laurent, University of Reims Champagne-Ardenne, Reims, France

TC 13 - Human-Computer Interaction

Marco Winckler, University of Nice Sophia Antipolis, France

TC 14 – Entertainment Computing

Rainer Malaka, University of Bremen, Germany

IFIP - The International Federation for Information Processing

IFIP was founded in 1960 under the auspices of UNESCO, following the first World Computer Congress held in Paris the previous year. A federation for societies working in information processing, IFIP's aim is two-fold: to support information processing in the countries of its members and to encourage technology transfer to developing nations. As its mission statement clearly states:

IFIP is the global non-profit federation of societies of ICT professionals that aims at achieving a worldwide professional and socially responsible development and application of information and communication technologies.

IFIP is a non-profit-making organization, run almost solely by 2500 volunteers. It operates through a number of technical committees and working groups, which organize events and publications. IFIP's events range from large international open conferences to working conferences and local seminars.

The flagship event is the IFIP World Computer Congress, at which both invited and contributed papers are presented. Contributed papers are rigorously refereed and the rejection rate is high.

As with the Congress, participation in the open conferences is open to all and papers may be invited or submitted. Again, submitted papers are stringently refereed.

The working conferences are structured differently. They are usually run by a working group and attendance is generally smaller and occasionally by invitation only. Their purpose is to create an atmosphere conducive to innovation and development. Refereeing is also rigorous and papers are subjected to extensive group discussion.

Publications arising from IFIP events vary. The papers presented at the IFIP World Computer Congress and at open conferences are published as conference proceedings, while the results of the working conferences are often published as collections of selected and edited papers.

IFIP distinguishes three types of institutional membership: Country Representative Members, Members at Large, and Associate Members. The type of organization that can apply for membership is a wide variety and includes national or international societies of individual computer scientists/ICT professionals, associations or federations of such societies, government institutions/government related organizations, national or international research institutes or consortia, universities, academies of sciences, companies, national or international associations or federations of companies.

More information about this series at https://link.springer.com/bookseries/6102

Victor Grimblatt · Chip Hong Chang · Ricardo Reis · Anupam Chattopadhyay · Andrea Calimera (Eds.)

VLSI-SoC: Technology Advancement on SoC Design

29th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2021 Singapore, October 4–8, 2021 Revised and Extended Selected Papers



Editors
Victor Grimblatt
Synopsys Chile R&D Center
Vitacura, Chile

Ricardo Reis

Universidade Federal do Rio Grande do Sul
Porto Alegre. Brazil

Andrea Calimera Delitecnico di Torino Turin, Italy

Chip Hong Chang
Nanyang Technological University Singapore, Singapore

Anupam Chattopadhyay D Nanyang Technological University Singapore, Singapore

ISSN 1868-4238 ISSN 1868-422X (electronic)
IFIP Advances in Information and Communication Technology
ISBN 978-3-031-16817-8 ISBN 978-3-031-16818-5 (eBook)
https://doi.org/10.1007/978-3-031-16818-5

© IFIP International Federation for Information Processing 2022

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors, and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer imprint is published by the registered company Springer Nature Switzerland AG The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

Preface

This book contains extended and revised versions of the highest quality papers, presented during the 29th edition of the IFIP/IEEE WG 10.5 International Conference on Very Large Scale Integration (VLSI-SoC 2021), a global system-on-chip design and computer-aided design conference. The 29th edition of the conference was held during October 4–8, 2021, virtually from Singapore. Previous conferences have taken place in Edinburgh, Scotland (1981); Trondheim, Norway (1983); Tokyo, Japan (1985); Vancouver, Canada (1987); Munich, Germany (1989); Edinburgh, Scotland (1991); Grenoble, France (1993); Chiba, Japan (1995); Gramado, Brazil (1997); Lisbon, Portugal (1999); Montpellier, France (2001); Darmstadt, Germany (2003); Perth, Australia (2005); Nice, France (2006); Atlanta, GA, USA (2007); Rhodes, Greece (2008); Florianopolis, Brazil (2009); Madrid, Spain (2010); Kowloon, Hong Kong (2011); Santa Cruz, CA, USA (2012); Istanbul, Turkey (2013); Playa del Carmen, Mexico (2014); Daejeon, South Korea (2015); Tallin, Estonia (2016); Abu Dhabi, United Arab Emirates (2017); Verona, Italy (2018); Cuzco, Peru (2019); and Salt Lake City (2020, virtual edition).

The purpose of this conference, sponsored by IFIP TC 10 Working Group 10.5, the IEEE Council on Electronic Design Automation (CEDA), and the IEEE Circuits and Systems Society, with the In-Cooperation of ACM SIGDA, is to provide a forum for the presentation and discussion of the latest academic and industrial results and developments as well as the future trends in the field of system-on-chip (SoC) design, considering the challenges of nano-scale, state-of-the-art, and emerging manufacturing technologies. In particular, VLSI-SoC 2021 addressed cutting-edge research fields like emerging technologies, analog and mixed-signal circuits, VLSI and embedded system design, testing and verification, computer-aided design, design for security, reliable in-memory computing, secure hardware architectures, and cyber-physical systems on heterogeneous system-on-chips. The chapters of this new book in the VLSI-SoC series continue its tradition of providing an internationally acknowledged platform for scientific contributions and industrial progress in this field.

For VLSI-SoC 2021, 44 papers out of 75 submissions were selected for oral and poster presentations. There was an average of 3.45 reviews of each paper in the conference selection process and out of the 44 full papers presented at the conference, 12 papers were chosen by a special selection committee to have an extended and revised version included in this book. The selection process of these papers considered the evaluation scores during the conference review process as well as the review forms provided by members of the Technical Program Committee and the session chairs as a result of the presentations. After the authors sent their extended versions, the book co-editors reviewed the final papers.

The chapters of this book have authors from Canada, France, Italy, Germany, Singapore, and the USA. The Technical Program Committee for the regular tracks comprised 125 members from more than 25 countries.

VLSI-SoC 2021 was the culmination of the work of many dedicated volunteers: paper authors, reviewers, session chairs, invited speakers, and various committee chairs. We thank them all for their contributions.

This book is intended for the VLSI community at large, and in particular the many colleagues who did not have the chance to attend the conference. We hope you will enjoy reading this book and that you will find it useful in your professional life and for the development of the VLSI community as a whole.

August 2022

Victor Grimblatt Chip Hong Chang Ricardo Reis Anupam Chattopadhyay Andrea Calimera

Organization

The IFIP/IEEE International Conference on Very Large Scale Integration System-on-Chip (VLSI-SoC) 2021 took place during October 4–8, 2021, virtually from Singapore. VLSI-SoC 2021 was the 29th in a series of international conferences, sponsored by IFIP TC 10 Working Group 10.5 (VLSI), IEEE CEDA, and ACM SIGDA. The Organization Committee of the conference consisted of the following colleagues:

General Chairs

Anupam Chattopadhyay NTU, Singapore

Andrea Calimera Politecnico di Torino, Italy

Technical Program Chairs

Chip Hong Chang NTU, Singapore Victor Grimblatt Synopsys, Chile

Special Sessions Chairs

Francesco Regazzoni University of Amsterdam, The Netherlands, and

Università della Svizzera italiana, Switzerland

Mohammed Sabry NTU, Singapore

PhD Forum Chairs

Shivam Bhasin NTU, Singapore Trevor Carlson NUS, Singapore

Local Chairs

Manimuthu Arunmozhi NTU, Singapore

Nandeesh Veeranna ST Microelectronics, Singapore

Industrial Chair

Annamalai Muthu CME Labs, Singapore

Publicity Chairs

Swaroop Ghosh Pennsylvania State University, USA

Shahar Kvatinsky Technion, Israel

viii Organization

Farhad Merchant RWTH Aachen University, Germany

Ian O'Connor ECL, France

Publication Chair

Nicola Bombieri University of Verona, Italy

Finance Chair

Debjyoti Bhattacharjee IMEC, Belgium

Web Chairs

Valentino Peluso Politecnico di Torino, Italy Roberto G. Rizzo Politecnico di Torino, Italy

VLSI-SoC Steering Committee

Graziano Pravadelli University of Verona, Italy Ibrahim Elfadel Khalifa University, UAE Manfred Glesner TU Darmstadt, Germany

Matthew Guthaus University of California, Santa Cruz, USA

Luis Miguel Silveira INESC-ID, Portugal

Fatih Ugurdag Ozyegin University, Turkey

Salvador Mir TIMA, Université Grenoble Alpes, France

Ricardo Reis Universidade Federal do Rio Grande do Sul, Brazil Chi-Ying Tsui Hong Kong University of Science and Technology,

Hong Kong, China

Ian O'Connor ECL, France

Masahiro Fujita University of Tokyo, Japan

As for the technical program committee, it was composed as follows

Technical Program Committee

Analog, Mixed Signal, Sensors and RF

Track Chairs

Salvador Mir TIMA, Université Grenoble Alpes, France

Ross Walker University of Utah, USA

Track Members

Armin Tajalli University of Utah, USA
Piero Malcovati University of Pavia, Italy
Jacob Rosenstein Brown University, USA

Marie-Minerve Louerat Sorbonne University, France Matthew Johnston Sorbonne University, France

Krishna Vamshi Renesas, India

Helmut Graeb Technical University of Munich, Germany Sylvain Bourdel RFIC-Lab, Université Grenoble Alpes, France

Tetsuya Iizuka University of Tokyo, Japan Manuel Barragán Université Grenoble Alpes, France Sai Manoj George Mason University, USA

Hossein Kassiri York University, Canada Zhangming Zhu Xidian University, China

VLSI Circuits and SoC Design

Track Chairs

Ibrahim Elfadel Khalifa University, UAE

Chun-Jen Tsai National Chiao Tung University, Taiwan

Track Members

Kenji Kise Tokyo Institute of Technology, Japan

Yu-Hsin Chen Facebook, USA

Christoph Studer Cornell University, USA
Lirong Zheng Fudan University, China
Mario R. Casu Politecnico di Torino, Italy

Joo-Young Kim Korea Advanced Institute of Science and Technology,

South Korea

Hayden K. H. So University of Hong Kong, Hong Kong, China

Maurizio Palesi University of Catania, Italy H. Fatih Ugurdag Ozyegin University, Turkey Adam Teman Bar-Ilan University, Israel

Ozgur Tasdizen ARM, UK

Sezer Gören Yeditepe University, Turkey Ali Akoglu University of Arizona, USA Peng Liu Zhejiang University, China

Carlos Silva-Cárdenas Pontificia Universidad Catolica del Peru. Peru

Vojin G. Oklobdzija University of California, USA

Per Larsson-Edefors Chalmers University of Technology, Sweden

Tolga Yalcin Northern Arizona University, USA

Embedded Systems Design and Software

Track Chairs

Wei Zhang Hong Kong University of Science and Technology,

Hong Kong, China

Mohamed Sabry Nanyang Technological University, Singapore

Track Members

Ibrahim ElfadelKhalifa University, UAELuc ClaesenHasselt University, BelgiumMaciej OgorzalekJagiellonian University, Poland

Giovanni Ansaloni Swiss Federal Institute of Technology Lausanne,

Switzerland

Donatella Sciuto Politecnico di Milano, Italy

Dimitrios Soudris National Technical University of Athens, Greece

Gianvito Urgese Politecnico di Torino, Italy

Philippe Coussy Université de Bretagne Sud, France

Lars Bauer Karlsruhe Institute of Technology, Germany

Eugenio Villar University of Cantabria, Spain

Wenjing Rao
University of Illinois at Chicago, USA
Domenico Balsamo
University of Newcastle, Australia

Sharad Sinha Indian Institute of Technology Goa, India

CAD Tools and Methodologies for Digital IC Design and Optimization

Track Chairs

Ricardo Reis Universidade Federal do Rio Grande do Sul, Brazil Aida Todri-Sanial LIRMM, University of Montpellier, CNRS, France

Track Members

L. Miguel Silveira Universidade de Lisboa, Portugal Srinivas Katkoori University of South Florida, USA

Shao-Yun Fang National Taiwan University of Science and

Technology, Taiwan

Azemard Nadine University of Montpellier, France

Rongmei Chen Interuniversity Microelectronics Centre, Belgium

Yuanqing Cheng Beihang University, China Vasilis Pavlidis University of Manchester, UK

Tsung-Yi Ho
National Tsing Hua University, Taiwan
Xing Huang
Technical University of Munich, Germany

Daniele Pagliari Politecnico di Torino, Italy Stefania Carapezzi University of Montpellier, France

Gracieli Posser Cadence, USA

Laleh Behjat University of Calgary, Canada

Verification, Modeling and Prototyping

Track Chairs

Graziano Pravadelli Università di Verona, Italy

Yakir Vizel Technion, Israel

Track Members

Katell Morin-Allory Université Grenoble Alpes, France

Tiziana Margaria Lero, Ireland

Robert Wille Johannes Kepler Universitat Linz, Austria Tara Ghasempouri Tallinn University of Technology, Estonia Daniel Grosse Johannes Kepler Universitat Linz, Austria

Doowon Lee IBM, USA

Pierluigi Nuzzo University of Southern California, USA

Vladimir Herdt University of Bremen, Germany

Alexander Iivri IBM, Israel

Alessandro Cimatti Fondazione Bruno Kessler, Italy

Design for Testability, Reliability and Fault Tolerance

Track Chairs

Matteo Sonza Reorda Politecnico di Torino, Italy Xinmiao Zhang Ohio State University, USA

Track Members

Alberto Bosio Ecole Centrale de Lyon, France Arnaud Virazel University of Montpellier, France Michele Portolan Université Grenoble Alpes, France

Mottaqiallah Taouil Delft University of Technology, The Netherlands Tiago Balen Universidade Federal do Rio Grande do Sul, Brazil

Maksim Jenihhin Tallinn University of Technology, Estonia

Gurgen Harutyunyan Synopsys, Armenia

Nicola Nicolici McMaster University, Canada

Leticia Bolzani Poehls RWTH Aachen University, Germany
Chia Yee Ooi Universiti Teknologi Malaysia, Malaysia
Xiaoqing Wen Kyushu Institute of Technology, Japan

Sachin Sapatnekar University of Minnesota, USA

Huawei Li Institute of Computing Technology, Chinese Academy

of Science, China

Hardware Security

Track Chairs

Yue Zheng Nanyang Technological University, Singapore

Domenic Forte University of Florida, USA

Track Members

Rajat Chakraborty IIT Kharagpur, India

Adib Nahiyan Intel, USA

Xiaolin Xu Northeastern University, USA

Organization

Gang Qu University of Maryland, USA

Chester Rebeiro IIT Madras, India

Sheng Wei Rutgers University, USA Tamzidul Hoque University of Kansas, USA

Stjepan Picek Delft University of Technology, The Netherlands Xiaolu Hou Nanyang Technological University, Singapore

Fan Zhang Zhejiang University, China
Itamar Levi Bar-Ilan University, Israel
Song Bian Kyoto University, Japan
Ayesha Khalid Queen's University Belfast, UK

Sujoy Sinha Roy TU Graz, Austria Youssef Souissi Secure-IC, France

Emerging Technologies and New Computing Paradigms

Track Chairs

Leonel Sousa Universidade de Lisboa, Portugal

Yang (Cindy) Yi Virginia Tech, USA

Track Members

Joseph Friedman University of Texas at Dallas, USA

Sébastien Le Beux Concordia University, USA

Alexandre Levisse École Polytechnique Fédérale de Lausanne,

Switzerland

Elena Ioana Vatajelu TIMA, Université Grenoble Alpes, France

Walter Weber TU Wien, Austria

Shigeru Yamashita Ritsumeikan University, Japan Zhaohao Wang Beihang University, China University of Alberta, Canada

Sorin Cotofana Delft University of Technology, The Netherlands

Mohammad Mansour American University of Beirut, Lebanon Hongyu An Michigan Technological University, USA

Cheng Zhuo Zhejiang University, China Xiang Chen George Mason University, USA

Contents

On the Efficiency of AdapTTA: An Adaptive Test-Time Augmentation	
Strategy for Reliable Embedded ConvNets	1
Low-Overhead Early-Stopping Policies for Efficient Random Forests Inference on Microcontrollers	25
Francesco Daghero, Alessio Burrello, Chen Xie, Luca Benini, Andrea Calimera, Enrico Macii, Massimo Poncino, and Daniele Jahier Pagliari	
Transformative Hardware Design Following the Model-Driven Architecture Vision	49
Sebastian Siegfried Prebeck, Daniela Sanchez Lopera, Keerthikumara Devarajegowda, and Wolfgang Ecker	
Exploiting Program Slicing and Instruction Clusterization to Identify the Cause of Faulty Temporal Behaviours at System Level	71
A DfT Strategy for Detecting Emerging Faults in RRAMs Thiago Santos Copetti, Tobias Gemmeke, and Leticia Maria Bolzani Poehls	93
FMEA on Critical Systems: A Cross-Layer Approach Based on High-Level Models	113
Design and Mitigation Techniques of Radiation Induced SEEs on Open-Source Embedded Static RAMs	135
Design of a Reconfigurable Optical Computing Architecture Using Phase Change Material	155
Parva Zolfaghari and Sébastien Le Beux	

xiv Contents

END-TRUE: Emerging Nanotechnology-Based Double-Throughput True	175
Random Number Generator	
Shubham Rai, Nishant Gupta, Abhiroop Bhattacharjee, Ansh Rupani,	
Michael Raitza, Jens Trommer, Thomas Mikolajick, and Akash Kumar	
A First Approach in Using Super-Steep-Subthreshold-Slope Field-Effect	
Transistors in Ultra-Low Power Analog Design	205
Matthieu Couriol, Patsy Cadareanu, Edouard Giacomin,	
and Pierre-Emmanuel Gaillardon	
A Regulated Sensing Solution Based on a Self-reference Principle	
for PCM + OTS Memory Array	225
J. Gasquez, B. Giraud, P. Boivin, Y. Moustapha-Rabault,	
V. Della Marca, J. P. Walder, and J. M. Portal	
An Improved Deterministic Stochastic MAC (SC-MAC) for High Power	
Efficiency Design	245
Ming Ming Wong, Lu Chen, and Anh Tuan Do	
Author Index	267