%0 Conference Proceedings
%T A DfT Strategy for Detecting Emerging Faults in RRAMs
%+ Rheinisch-Westfälische Technische Hochschule Aachen University (RWTH)
%A Copetti, Thiago, Santos
%A Gemmeke, Tobias
%A Poehls, Leticia
%< avec comité de lecture
%@ 978-3-031-16817-8
%( IFIP Advances in Information and Communication Technology
%B 29th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC)
%C Singapore, Singapore
%Y Victor Grimblatt
%Y Chip Hong Chang
%Y Ricardo Reis
%Y Anupam Chattopadhyay
%Y Andrea Calimera
%I Springer Nature Switzerland
%3 VLSI-SoC: Technology Advancement on SoC Design
%V AICT-661
%P 93-111
%8 2021-10-04
%D 2021
%R 10.1007/978-3-031-16818-5_5
%K RRAMs
%K DfT strategy
%K Traditional faults
%K Unique faults
%Z Computer Science [cs]Conference papers
%X Limitations on Complementary Metal Oxide Semiconductor (CMOS) technology scaling combined with the increasing demand for emerging applications requiring high computing and storage capabilities pose significant challenges to device technologies and computer architectures. From the point of view of device technology, memristive devices have become the most promising candidate to complement and/or replace CMOS technology. The key advantages are the memristive device’s CMOS manufacturing process compatibility, zero standby power consumption, high scalability and density, as well as the memristive device’s capability to implement high-density memories as well as new computing paradigms. Despite all these advantages, these novel devices are also susceptible to manufacturing deviations that may cause faulty behaviors not observed in CMOS technology, significantly increasing the test complexity. In such context, this paper presents a Design-for-Testability (DfT) strategy able to detect traditional as well as unique faults in Resistive Random Access Memories (RRAMs). In more detail, an on-chip sensor able to perform electrical measurements, while performing a predefined operating sequence, was implemented using an X-Fab technology library. The obtained results demonstrate the proposed strategy’s capability to detect unique faults in RRAM cells. Finally, the paper provides a discussion about introduced overheads and implementation granularity.
%G English
%Z TC 10
%Z WG 10.5
%2 https://inria.hal.science/hal-04419565/document
%2 https://inria.hal.science/hal-04419565/file/538103_1_En_5_Chapter.pdf
%L hal-04419565
%U https://inria.hal.science/hal-04419565
%~ IFIP
%~ IFIP-AICT
%~ IFIP-TC
%~ IFIP-WG
%~ IFIP-VLSISOC
%~ IFIP-TC10
%~ IFIP-WG10-5
%~ IFIP-AICT-661