%0 Conference Proceedings
%T State Assignment of Finite-State Machines by Using the Values of Input Variables
%+ Białystok University of Technology
%A Salauyou, Valery
%A Ostapczuk, Michal
%Z Part 6: Modelling and Optimization
%< avec comité de lecture
%( Lecture Notes in Computer Science
%B 16th IFIP International Conference on Computer Information Systems and Industrial Management (CISIM)
%C Bialystok, Poland
%Y Khalid Saeed
%Y Władysław Homenda
%Y Rituparna Chaki
%I Springer International Publishing
%3 Computer Information Systems and Industrial Management
%V LNCS-10244
%P 592-603
%8 2017-06-16
%D 2017
%R 10.1007/978-3-319-59105-6_51
%K Finite state machine (FSM)
%K Field programmable gate array (FPGA)
%K State assignment
%K Area minimization
%K State splitting
%K Look up table
%Z Computer Science [cs]
%Z Humanities and Social Sciences/Library and information sciencesConference papers
%X In this paper, we propose the method of FSM synthesis on field programmable gate arrays (FPGAs) when input variables are used for state assignment. For this purpose we offer a combined structural model of class A and class E FSMs. This paper also describes in detail the algorithms for synthesis a class AE FSM which consists of splitting of internal states for performance of necessary conditions for synthesis of the class E FSM and state assignment of the class AE FSM. It is shown that the proposed method reduces the area for all families of FPGAs by a factor of 1.19–1.39 on average and by a factor of three for certain families. Practical issues concerning the method and the specific features of its use are discussed, and possible directions of the elaboration of this approach are proposed.
%G English
%Z TC 8
%2 https://inria.hal.science/hal-01656230/document
%2 https://inria.hal.science/hal-01656230/file/448933_1_En_51_Chapter.pdf
%L hal-01656230
%U https://inria.hal.science/hal-01656230
%~ SHS
%~ IFIP-LNCS
%~ IFIP
%~ IFIP-TC
%~ IFIP-TC8
%~ IFIP-CISIM
%~ IFIP-LNCS-10244