%0 Conference Proceedings
%T Synthesis of High-Speed Finite State Machines in FPGAs by State Splitting
%+ Białystok University of Technology
%A Salauyou, Valery
%Z Part 10: Miscellanous
%< avec comité de lecture
%( Lecture Notes in Computer Science
%B 15th IFIP International Conference on Computer Information Systems and Industrial Management (CISIM)
%C Vilnius, Lithuania
%Y Khalid Saeed
%Y Władysław Homenda
%I Springer International Publishing
%3 Computer Information Systems and Industrial Management
%V LNCS-9842
%P 741-751
%8 2016-09-14
%D 2016
%R 10.1007/978-3-319-45378-1_64
%K Synthesis
%K Finite state machine
%K High-speed
%K High performance
%K State splitting
%K Field programmable gate array
%K Look up table
%Z Computer Science [cs]
%Z Humanities and Social Sciences/Library and information sciencesConference papers
%X A synthesis method of high-speed finite state machines (FSMs) in field programmable gate arrays (FPGAs) based on LUT (Look Up Table) by internal state splitting is offered. The method can be easily included in designing the flow of digital systems in FPGA. Estimations of the number of LUT levels are presented for an implementation of FSM transition functions in the case of sequential and parallel decomposition. Split algorithms of FSM internal states for the synthesis of high-speed FSMs are described. The experimental results showed a high efficiency of the offered method. FSM performance increases by 1.52 times on occasion. In conclusion, the experimental results were considered, and prospective directions for designing high-speed FSMs are specified.
%G English
%Z TC 8
%2 https://inria.hal.science/hal-01637501/document
%2 https://inria.hal.science/hal-01637501/file/419526_1_En_64_Chapter.pdf
%L hal-01637501
%U https://inria.hal.science/hal-01637501
%~ SHS
%~ IFIP-LNCS
%~ IFIP
%~ IFIP-TC
%~ IFIP-TC8
%~ IFIP-CISIM
%~ IFIP-LNCS-9842