%0 Conference Proceedings
%T Embedding the V-Detector Algorithm in FPGA
%+ Białystok University of Technology
%A Brzozowski, Maciej
%A Chmielewski, Andrzej
%Z Part 2: Rough Set Methods for Big Data Analytics
%< avec comité de lecture
%( Lecture Notes in Computer Science
%B 15th IFIP International Conference on Computer Information Systems and Industrial Management (CISIM)
%C Vilnius, Lithuania
%Y Khalid Saeed
%Y Władysław Homenda
%I Springer International Publishing
%3 Computer Information Systems and Industrial Management
%V LNCS-9842
%P 43-54
%8 2016-09-14
%D 2016
%R 10.1007/978-3-319-45378-1_5
%K Artificial Immune System
%K Anomaly detection
%K FPGA
%Z Computer Science [cs]
%Z Humanities and Social Sciences/Library and information sciencesConference papers
%X The b-v model is a hybrid immune-based approach for detecting anomalies in high-dimensional datasets. It is based on a negative selection algorithm and utilizes both types of detectors to achieve better results in comparison to single detection models. Also, it is an interesting alternative to well known traditional, statistical approaches, because only positive (self) examples are required at the learning stage. As a result, it is able to detect even unnkown or never met anomalies and this fact is one of the most attractive features of this approach. However, especially in the case of on-line classification, not only high accuracy but also high efficiency is needed. Thus, we propose to embed some complex tasks in a reprogrammable FPGA to offload CPU and speed up the classification process. This paper presents a hardware implementation of the V-Detector algorithm, which is the most complex and time consuming part of b-v model.
%G English
%Z TC 8
%2 https://inria.hal.science/hal-01637459/document
%2 https://inria.hal.science/hal-01637459/file/419526_1_En_5_Chapter.pdf
%L hal-01637459
%U https://inria.hal.science/hal-01637459
%~ SHS
%~ IFIP-LNCS
%~ IFIP
%~ IFIP-TC
%~ IFIP-TC8
%~ IFIP-CISIM
%~ IFIP-LNCS-9842