%0 Conference Proceedings
%T Reorder the Write Sequence by Virtual Write Buffer to Extend SSD’s Lifespan
%+ National University of Defense Technology [China]
%A Chen, Zhiguang
%A Liu, Fang
%A Du, Yimo
%Z Part 7: Session 7: Best Paper – 2
%< avec comité de lecture
%( Lecture Notes in Computer Science
%B 8th Network and Parallel Computing (NPC)
%C Changsha,, China
%Y Erik Altman
%Y Weisong Shi
%I Springer
%3 Network and Parallel Computing
%V LNCS-6985
%P 263-276
%8 2011-10-21
%D 2011
%R 10.1007/978-3-642-24403-2_21
%K flash memory
%K SSD
%K lifespan
%K virtual write buffer
%K storage
%Z Computer Science [cs]Conference papers
%X The limited lifespan is the Achilles’s heel of Solid State Drive (SSD) based on NAND flash memory. NAND flash has two drawbacks that degrade SSD’s lifespan. One is the out-of-place update. Another is the sequential write constraint within a block. To extend the lifespan, SSD usually employs a write buffer to reduce write traffic to flash memory. However, existing write buffer schemes only pay attention to the first drawback, but fail to overcome the second one. We propose a virtual write buffer architecture, which covers the two aspects simultaneously. The virtual buffer consists of two components, DRAM and the reorder area. DRAM is the normal write buffer which aims at the first drawback. It endeavors to reduce write traffic to flash memory as much as possible by pursuing higher hit ratio. The reorder area is actually a part of SSD’s flash address space. It focuses on reordering write sequence directed to flash chip. Reordering write sequence helps to overcome the second drawback. The two components work together just like the virtual memory adopted by operating system. So, we name the architecture as virtual write buffer. Our virtual write buffer outperforms traditional write buffers because of two reasons. First, the DRAM can adopt any existing superior cache replacement policy, it achieves higher hit ratio than traditional write buffers do. Second, the virtual write buffer reorders the write sequence, which hasn’t been exploited by traditional write buffers. We compare the virtual write buffer with others by trace-driven simulations. Experimental results show that, SSDs employing the virtual buffer survive longer lifespan on most workloads.
%G English
%Z TC 10
%Z WG 10.3
%2 https://inria.hal.science/hal-01593016/document
%2 https://inria.hal.science/hal-01593016/file/978-3-642-24403-2_21_Chapter.pdf
%L hal-01593016
%U https://inria.hal.science/hal-01593016
%~ IFIP-LNCS
%~ IFIP
%~ IFIP-AICT
%~ IFIP-TC
%~ IFIP-TC10
%~ IFIP-NPC
%~ IFIP-WG10-3
%~ IFIP-LNCS-6985