%0 Conference Proceedings
%T Partition-Based Hardware Transactional Memory for Many-Core Processors
%+ Sino-German Joint Software Institute
%+ Huawei Technologies [Shenzhen]
%A Liu, Yi
%A Zhang, Xinwei
%A Wang, Yonghui
%A Qian, Depei
%A Chen, Yali
%A Wu, Jin
%Z Part 4: Session 4: Multi-core Computing and GPU
%< avec comité de lecture
%( Lecture Notes in Computer Science
%B 10th International Conference on Network and Parallel Computing (NPC)
%C Guiyang, China
%Y Ching-Hsien Hsu
%Y Xiaoming Li
%Y Xuanhua Shi
%Y Ran Zheng
%I Springer
%3 Network and Parallel Computing
%V LNCS-8147
%P 308-321
%8 2013-09-19
%D 2013
%R 10.1007/978-3-642-40820-5_26
%K Transactional Memory
%K Partition
%K Many-core
%Z Computer Science [cs]Conference papers
%X Transactional memory is an appealing technology which frees programmer from lock-based programming. However, most of current hardware transactional memory systems are proposed for multi-core processors, and may face some challenges with the increasing of processor cores in many-core systems, such as inefficient utilization of transactional buffers, unsolved problem of transactional buffer overflow, etc. This paper proposes PM_TM, a hardware transactional memory for many-core processors. The system turns transactional buffers that are traditionally private to processor cores into shared by moving them from L1-level to L2-level, and uses partition mechanism to provide logically independent and dynamically expandable transactional buffers to transactional threads. As the result, the solution can utilize transactional buffers more efficient and moderate the problem of transactional buffer overflow. The system is simulated and evaluated using gems and simics simulator with STAMP benchmarks. Evaluation results show that the system achieves better performance and scalability than traditional solutions in many-core processors.
%G English
%2 https://inria.hal.science/hal-01513751/document
%2 https://inria.hal.science/hal-01513751/file/978-3-642-40820-5_26_Chapter.pdf
%L hal-01513751
%U https://inria.hal.science/hal-01513751
%~ IFIP-LNCS
%~ IFIP
%~ IFIP-NPC
%~ IFIP-LNCS-8147