%0 Conference Proceedings
%T Chip-Size Evaluation of a Multithreaded Processor Enhanced with a PID Controller
%+ Embedded Systems
%A Bauer, Michael
%A Pacher, Mathias
%A Brinkschulte, Uwe
%< avec comité de lecture
%( Lecture Notes in Computer Science
%B 8th IFIP WG 10.2 International Workshop on Software Technologies for Embedded and Ubiquitous Systems (SEUS)
%C Waidhofen/Ybbs, Austria
%Y Sang Lyul Min; Robert Pettit; Peter Puschner; Theo Ungerer
%I Springer
%3 Software Technologies for Embedded and Ubiquitous Systems
%V LNCS-6399
%P 3-12
%8 2010-10-13
%D 2010
%R 10.1007/978-3-642-16256-5_3
%K Multithreaded processors
%K real-time processors
%K control loops for processors
%Z Computer Science [cs]/Digital Libraries [cs.DL]Conference papers
%X In this paper the additional chip size of a Proportional/Integral/Diff-erential (PID) controller in a multithreaded processor is evaluated. The task of the PID unit is to stabilize a thread's throughput, the instruction per cycle rate (IPC rate). The stabilization of the IPC rate allocated to the main thread increases the efficiency of the processor and also the execution time remaining for other threads. The overhead introduced by the PID controller implementation in the VHDL model of an embedded Java real-time-system is examined.
%G English
%2 https://inria.hal.science/hal-01055381/document
%2 https://inria.hal.science/hal-01055381/file/_main_final.pdf
%L hal-01055381
%U https://inria.hal.science/hal-01055381
%~ IFIP-LNCS
%~ IFIP
%~ IFIP-AICT
%~ IFIP-LNCS-6399
%~ IFIP-TC
%~ IFIP-TC10
%~ IFIP-2010
%~ IFIP-SEUS
%~ IFIP-WG10-2