Filter your results
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
1 Array
|
|
sorted by
|
|
Designing Coalescing Network-on-Chip for Efficient Memory Accesses of GPGPUs11th IFIP International Conference on Network and Parallel Computing (NPC), Sep 2014, Ilan, Taiwan. pp.169-180, ⟨10.1007/978-3-662-44917-2_15⟩
Conference papers
hal-01403077v1
|